XtremeDx SDR - FPGA/USB3 implementation

USB3.0 Super-Speed to 32 bits Sync FIFO test

- device connected

- loop demo implemented into XDX project

- Single Port RAM changed, reverse engineered and created new IP for 7 series FPGA